
IDT82V3285A
WAN PLL
Programming Information
100
August 7, 2009
T0_INPUT_SEL_CNFG - T0 Selected Input Clock Configuration
Address: 50H
Type: Read / Write
Default Value: XXXX0000
Bit
Name
Description
7 - 4
-
Reserved.
3 - 0
T0_INPUT_SEL[3:0]
This bit determines T0 input clock selection. It is valid only when the EXT_SW bit (b4, 0BH) is ‘0’.
0000: Automatic selection. (default)
0001, 0010: Reserved.
0011: Forced selection - IN1 is selected.
0100: Forced selection - IN2 is selected.
0101: Forced selection - IN3 is selected.
0110: Forced selection - IN4 is selected.
0111, 1000, 1001, 1010: Reserved.
1011: Forced selection - IN5 is selected.
1100, 1101, 1110, 1111: Reserved.
765
4
3
2
1
0
-
T0_INPUT_SEL3
T0_INPUT_SEL2
T0_INPUT_SEL1
T0_INPUT_SEL0